Polish IP company DCD (Digital Core Design) has created DI2CSB — an I2C slave base IP Core — a simple, efficient design that doesn't need to be programmed. For deployment in FPGA or ASIC designs, the ...
[Adam Taylor] always has interesting FPGA posts and his latest is no exception. He wanted to use a Zynq for image processing. Makes sense. You can do the high-speed parallel parts in the FPGA fabric ...
GLEN ROCK, New Jersey, January 8, 2023 – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA ...
Hackaday brought you a first look the Arduino MKR Vidor 4000 when it announced. Arduino sent over one of the first boards so now we finally have our hands on one! It’s early and the documentation is ...
The EEPROM, ADC and RTC will require an interface for communication between them. Due to that I2C bus is used as an interface between EPROM, ADC and RTC. It is used to minimize system-level ...
The DB-I2C IP Core Family targets applications with full CPU off-load requirements and deep system-level integration capabilities. GLEN ROCK, New Jersey, June 17, 2014 – Digital Blocks, a leading ...
In this paper, the authors proposed on I2c protocol following master controller. This controller is connected to a microprocessor or computer and reads 8 bit instructions following I2C protocol. The ...
A new Feather board has been unveiled this week by Alorium Technology. The full name of the board is the Alorium Evo M51, and it is an FPGA-enhanced embedded module featuring the Microchip SAMD51 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback