Reducing the parasitic capacitance between the gate metal and the source/drain contact of a transistor can decrease device switching delays. One way to reduce parasitic capacitance is to reduce the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback